The Essentials of Computer Organization and ArchitectureThoroughly Revised And Updated, The Essentials Of Computer Organization And Architecture, Second Edition Is A Comprehensive Resource That Addresses All Of The Necessary Organization And Architecture Topics Yet Is Concise Enough To Move Through In A Single Semester. The Text Covers Such Topics As Digital Logic, Data Representation, Machine-Level Language, General Organization, Assembly Language Programming, CPU Organization, Memory Organization, And Input/Output Devices, As Well As A New Chapter On Embedded Systems. Correlated To The ACM-IEEE Computing Curricula Guidelines, The Essentials Of Computer Organization And Architecture Is The Forefront Text For Your Computer Organization And Architecture Course. |
From inside the book
Page 4
Sorry, this page's content is restricted.
Sorry, this page's content is restricted.
Page 7
Sorry, this page's content is restricted.
Sorry, this page's content is restricted.
Page 72
Sorry, this page's content is restricted.
Sorry, this page's content is restricted.
Page 73
Sorry, this page's content is restricted.
Sorry, this page's content is restricted.
Page 99
Sorry, this page's content is restricted.
Sorry, this page's content is restricted.
Contents
CHAPTER Introduction | 1 |
CHAPTER Data Representation in Computer Systems | 39 |
Chapter Summary | 91 |
Focus on Codes for Data Recording and Transmission | 100 |
CHAPTER Boolean Algebra and Digital Logic | 109 |
An Introduction to a Simple Computer | 177 |
5 | 228 |
CHAPTER A Closer Look at Instruction Set Architectures | 243 |
7A 3 | 392 |
7A 4 | 398 |
CHAPTER System Software | 407 |
CHAPTER Alternative Architectures | 461 |
CHAPTER Topics in Embedded Systems | 505 |
CHAPTER Performance Measurement and Analysis | 541 |
CHAPTER Network Organization and Architecture | 591 |
CHAPTER Selected Storage Systems and Interfaces | 669 |
Common terms and phrases
addressing modes algorithm allow applications architecture arithmetic array assembly language associative cache benchmark binary bits Boolean bytecode bytes cache block called Chapter chip circuit clock cycle compiler complement components computer system decoder devices embedded systems encoding error example execution Fibre Channel field flip-flop floating-point frame function hardware IEEE implement input instruction set integer Intel interface Internet interrupt Java layer Load logic loop machine main memory main memory address mapping MIPS modules multiple node opcode operands operating system output page table parallel parity Pentium performance physical address pipeline processor protocol result RISC Router SCSI sector segment set associative shown in Figure signal significand specific speed stack storage stored superscalar switches tape tion truth table two's complement types virtual address virtual memory zero