Proceedings, Volume 1, Parts 1-2; Volume 2, Parts 1-2IEEE, 2005 - Artificial intelligence |
From inside the book
Results 1-3 of 63
Page 106
... called as small loops and the others as big loops . Table 2. Control loops characteristics [ 9 ] [ 11 ] Number of Num . of processors messages 6 Application Number of blocks Cascade control 5 3 Ratio control 5 3 5 Rate control loop with ...
... called as small loops and the others as big loops . Table 2. Control loops characteristics [ 9 ] [ 11 ] Number of Num . of processors messages 6 Application Number of blocks Cascade control 5 3 Ratio control 5 3 5 Rate control loop with ...
Page 191
... called Vehicle Management Unit ( VMU ) . VMU ECU POWER - TRAIN POWER SOURCE FLC PMS Figure 1. Scheme of the general architecture . This unit acquires information from the various subsystems and optimizes the power emission for the ...
... called Vehicle Management Unit ( VMU ) . VMU ECU POWER - TRAIN POWER SOURCE FLC PMS Figure 1. Scheme of the general architecture . This unit acquires information from the various subsystems and optimizes the power emission for the ...
Page 289
... called “ DIBRA : Desire- Intention - Belief - Rapport - Adaptation " as a generic method to support progress from individual autonomous agent concept towards interactive multiple agents . Rapport here refers to the component that ...
... called “ DIBRA : Desire- Intention - Belief - Rapport - Adaptation " as a generic method to support progress from individual autonomous agent concept towards interactive multiple agents . Rapport here refers to the component that ...
Contents
Dynamic Guarantee in ComponentBased Distributed RealTime | 7 |
A ComponentBased RealTime Architecture for Distributed | 15 |
System to Realize Traceability | 19 |
Copyright | |
75 other sections not shown
Other editions - View all
Common terms and phrases
Access Point algorithm architecture automation backlog channel clock communication components Computer configuration connected constraints control system Controller Area Network cycle deadline defined delay developed devices distributed dynamic embedded embedded systems error Ethernet execution fault fieldbus Figure flow Foundation Fieldbus frame frequency function blocks fuzzy genetic algorithms hardware IEEE implemented input integration interface load loop Management Driver master maximum metaheuristics microcontroller microprocessor module multicast MV-algebra Network Layer node object operation optical fiber optimal output parameters performance periodic packets priority problem processor production Profibus protocol queue real-time REMPLI request requirements RFID robot router routing scheduling sensor sensor nodes server signal simulation slave solution station strategy Tabu Search tags task tion token traceability traffic transmission transmitted uClinux variable vector vehicle Web Services WebLab wireless