Proceedings, Volume 1, Parts 1-2; Volume 2, Parts 1-2IEEE, 2005 - Artificial intelligence |
From inside the book
Results 1-3 of 53
Page xi
... modules of our title, lifting modules. As already mentioned, these are the duals of extending modules. More specifically, a module M is lifting if, given any submodule N of M, N lies over a direct summand of M, that is, there is a ...
... modules of our title, lifting modules. As already mentioned, these are the duals of extending modules. More specifically, a module M is lifting if, given any submodule N of M, N lies over a direct summand of M, that is, there is a ...
Page ix
... MODULE 32 Language and Thought 384 MODULE 33 Introduction to Intelligence 404 MODULE 34 Assessing Intelligence 416 MODULE 35 Genetic and Environmental Influences on Intelligence 428 Motivation and Work ...... 443 MODULE 36 Introduction ...
... MODULE 32 Language and Thought 384 MODULE 33 Introduction to Intelligence 404 MODULE 34 Assessing Intelligence 416 MODULE 35 Genetic and Environmental Influences on Intelligence 428 Motivation and Work ...... 443 MODULE 36 Introduction ...
Page 259
... module. (iv) ([28, Corollary 3.20]) A free module over a quasi-Baer ring is a quasi-Baer module. Definition 2.10 ([18, Definition 2.2]). Let M be a right R-module and S = End(M). Then M is called eM for some e2 = e ∈ S. a Rickart module ...
... module. (iv) ([28, Corollary 3.20]) A free module over a quasi-Baer ring is a quasi-Baer module. Definition 2.10 ([18, Definition 2.2]). Let M be a right R-module and S = End(M). Then M is called eM for some e2 = e ∈ S. a Rickart module ...
Contents
Dynamic Guarantee in ComponentBased Distributed RealTime | 7 |
A ComponentBased RealTime Architecture for Distributed | 15 |
System to Realize Traceability | 19 |
Copyright | |
75 other sections not shown
Other editions - View all
Common terms and phrases
Access Point algorithm architecture automation backlog channel clock communication components Computer configuration connected constraints control system Controller Area Network cycle deadline defined delay developed devices distributed dynamic embedded embedded systems error Ethernet execution fault fieldbus Figure flow Foundation Fieldbus frame frequency function blocks fuzzy genetic algorithms hardware IEEE implemented input integration interface load loop Management Driver master maximum metaheuristics microcontroller microprocessor module multicast MV-algebra Network Layer node object operation optical fiber optimal output parameters performance periodic packets priority problem processor production Profibus protocol queue real-time REMPLI request requirements RFID robot router routing scheduling sensor sensor nodes server signal simulation slave solution station strategy Tabu Search tags task tion token traceability traffic transmission transmitted uClinux variable vector vehicle Web Services WebLab wireless