Proceedings, Volume 1, Parts 1-2; Volume 2, Parts 1-2IEEE, 2005 - Artificial intelligence |
From inside the book
Results 1-3 of 86
Page 121
... shown in the figure 11 . In [ 11 ] can be observed the scheme to use the module HFBR - 0501 . The configuration to connect the TTL signals that provide the CAN controllers to the transmitter module is shown in the figure 10 . In order ...
... shown in the figure 11 . In [ 11 ] can be observed the scheme to use the module HFBR - 0501 . The configuration to connect the TTL signals that provide the CAN controllers to the transmitter module is shown in the figure 10 . In order ...
Page 176
... shown in Fig.10 . In Figs . 11-12 are , also shown the absolute error given by the difference between the theoretical thermal profile and the relative experimental value . We can see that in both cases the absolute error is under the ...
... shown in Fig.10 . In Figs . 11-12 are , also shown the absolute error given by the difference between the theoretical thermal profile and the relative experimental value . We can see that in both cases the absolute error is under the ...
Page 343
... shown in figures 1 and 2 re- spectively . They must be configured and linked in a way that the set behaves as a artificial neuron , as can be seen in figure 3. In arithmetic block , the Algorithm Type parame- ter must be chosen as ...
... shown in figures 1 and 2 re- spectively . They must be configured and linked in a way that the set behaves as a artificial neuron , as can be seen in figure 3. In arithmetic block , the Algorithm Type parame- ter must be chosen as ...
Contents
Dynamic Guarantee in ComponentBased Distributed RealTime | 7 |
A ComponentBased RealTime Architecture for Distributed | 15 |
System to Realize Traceability | 19 |
Copyright | |
75 other sections not shown
Other editions - View all
Common terms and phrases
Access Point algorithm architecture automation backlog channel clock communication components Computer configuration connected constraints control system Controller Area Network cycle deadline defined delay developed devices distributed dynamic embedded embedded systems error Ethernet execution fault fieldbus Figure flow Foundation Fieldbus frame frequency function blocks fuzzy genetic algorithms hardware IEEE implemented input integration interface load loop Management Driver master maximum metaheuristics microcontroller microprocessor module multicast MV-algebra Network Layer node object operation optical fiber optimal output parameters performance periodic packets priority problem processor production Profibus protocol queue real-time REMPLI request requirements RFID robot router routing scheduling sensor sensor nodes server signal simulation slave solution station strategy Tabu Search tags task tion token traceability traffic transmission transmitted uClinux variable vector vehicle Web Services WebLab wireless